Error detection and debugging on information in communication system using single electron circuit based binary decision diagram

In digital information error happens in a communication system due to path delay or processing error/delay and can be detected by logical circuit which has been implemented here by binary decision diagrams with single electron movement from root node to leaf node. Binary decision diagrams are the re...

Повний опис

Збережено в:
Бібліографічні деталі
Дата:2003
Автори: Biswas, A.K., Sarkar, S.K.
Формат: Стаття
Мова:English
Опубліковано: Інститут фізики напівпровідників імені В.Є. Лашкарьова НАН України 2003
Назва видання:Semiconductor Physics Quantum Electronics & Optoelectronics
Онлайн доступ:http://dspace.nbuv.gov.ua/handle/123456789/118049
Теги: Додати тег
Немає тегів, Будьте першим, хто поставить тег для цього запису!
Назва журналу:Digital Library of Periodicals of National Academy of Sciences of Ukraine
Цитувати:Error detection and debugging on information in communication system using single electron circuit based binary decision diagram / A.K. Biswas, S.K. Sarkar // Semiconductor Physics Quantum Electronics & Optoelectronics. — 2003. — Т. 6, № 3. — С. 357-364. — Бібліогр.: 13 назв. — англ.

Репозитарії

Digital Library of Periodicals of National Academy of Sciences of Ukraine
id irk-123456789-118049
record_format dspace
spelling irk-123456789-1180492017-05-29T03:03:59Z Error detection and debugging on information in communication system using single electron circuit based binary decision diagram Biswas, A.K. Sarkar, S.K. In digital information error happens in a communication system due to path delay or processing error/delay and can be detected by logical circuit which has been implemented here by binary decision diagrams with single electron movement from root node to leaf node. Binary decision diagrams are the representations of logic functions factored recursively with respect to input variables. Errors in the received information can be detected by the error detection circuit consisting of binary decision diagram circuits. In this technique a maximum errors of four bits can be detected in a received information of 32 bit length. However, by rearranging the received bit patterns it is possible to detect the error(s) in any bit of the received information. Every message signal is transmitted with a tag value. After detecting the error and removing the tag bit(s), the receiver finds out the corrected information. 2003 Article Error detection and debugging on information in communication system using single electron circuit based binary decision diagram / A.K. Biswas, S.K. Sarkar // Semiconductor Physics Quantum Electronics & Optoelectronics. — 2003. — Т. 6, № 3. — С. 357-364. — Бібліогр.: 13 назв. — англ. 1560-8034 http://dspace.nbuv.gov.ua/handle/123456789/118049 en Semiconductor Physics Quantum Electronics & Optoelectronics Інститут фізики напівпровідників імені В.Є. Лашкарьова НАН України
institution Digital Library of Periodicals of National Academy of Sciences of Ukraine
collection DSpace DC
language English
description In digital information error happens in a communication system due to path delay or processing error/delay and can be detected by logical circuit which has been implemented here by binary decision diagrams with single electron movement from root node to leaf node. Binary decision diagrams are the representations of logic functions factored recursively with respect to input variables. Errors in the received information can be detected by the error detection circuit consisting of binary decision diagram circuits. In this technique a maximum errors of four bits can be detected in a received information of 32 bit length. However, by rearranging the received bit patterns it is possible to detect the error(s) in any bit of the received information. Every message signal is transmitted with a tag value. After detecting the error and removing the tag bit(s), the receiver finds out the corrected information.
format Article
author Biswas, A.K.
Sarkar, S.K.
spellingShingle Biswas, A.K.
Sarkar, S.K.
Error detection and debugging on information in communication system using single electron circuit based binary decision diagram
Semiconductor Physics Quantum Electronics & Optoelectronics
author_facet Biswas, A.K.
Sarkar, S.K.
author_sort Biswas, A.K.
title Error detection and debugging on information in communication system using single electron circuit based binary decision diagram
title_short Error detection and debugging on information in communication system using single electron circuit based binary decision diagram
title_full Error detection and debugging on information in communication system using single electron circuit based binary decision diagram
title_fullStr Error detection and debugging on information in communication system using single electron circuit based binary decision diagram
title_full_unstemmed Error detection and debugging on information in communication system using single electron circuit based binary decision diagram
title_sort error detection and debugging on information in communication system using single electron circuit based binary decision diagram
publisher Інститут фізики напівпровідників імені В.Є. Лашкарьова НАН України
publishDate 2003
url http://dspace.nbuv.gov.ua/handle/123456789/118049
citation_txt Error detection and debugging on information in communication system using single electron circuit based binary decision diagram / A.K. Biswas, S.K. Sarkar // Semiconductor Physics Quantum Electronics & Optoelectronics. — 2003. — Т. 6, № 3. — С. 357-364. — Бібліогр.: 13 назв. — англ.
series Semiconductor Physics Quantum Electronics & Optoelectronics
work_keys_str_mv AT biswasak errordetectionanddebuggingoninformationincommunicationsystemusingsingleelectroncircuitbasedbinarydecisiondiagram
AT sarkarsk errordetectionanddebuggingoninformationincommunicationsystemusingsingleelectroncircuitbasedbinarydecisiondiagram
first_indexed 2023-10-18T20:31:13Z
last_indexed 2023-10-18T20:31:13Z
_version_ 1796150414648803328