Високопродуктивні матричні та потокові перемножувачі цифрових даних
The algorithms and structures of high-performance matrix-stream multipliers of multi-bit binary numbers are proposed, in which components are used with minimal characteristics of time, hardware and structural complexity. The algorithm of matrix execution of multiplication operations according to the...
Збережено в:
Видавець: | Kamianets-Podilskyi National Ivan Ohiienko University |
---|---|
Дата: | 2019 |
Автори: | , , , , |
Формат: | Стаття |
Мова: | Ukrainian |
Опубліковано: |
Kamianets-Podilskyi National Ivan Ohiienko University
2019
|
Онлайн доступ: | http://mcm-tech.kpnu.edu.ua/article/view/173747 |
Теги: |
Додати тег
Немає тегів, Будьте першим, хто поставить тег для цього запису!
|
Репозиторії
Mathematical and computer modelling. Series: Technical sciencesРезюме: | The algorithms and structures of high-performance matrix-stream multipliers of multi-bit binary numbers are proposed, in which components are used with minimal characteristics of time, hardware and structural complexity. The algorithm of matrix execution of multiplication operations according to the structure of the Brown multiplier is developed, which implements the addition operation in a one-bit full binary adder and the formation of transfers at a minimum reachable time interval — one micro-cycle. The algorithm and structure of the current matrix switch with a high level of deployment of computational operations are developed, in the process of loading codes of transitive binary numbers occurs in parallel with procedural matrix recount and coincidence of results. Compared to known structures, stream multipliers can significantly reduce the number of in/out of microelectronic crystals that implement operations for multiplying multi-bit binary numbers |
---|