ОПТОЕЛЕКТРОННИЙ СУМАТОР-ПОМНОЖУВАЧ ДЛЯ РЕАЛІЗАЦІЇ АЛГОРИТМУ DMAC
Mathematical model of the iterative process of solving systems of linear equations in which the input coefficient array is divided into machining hardware arrays bit partial sums and the corresponding bitwise shifts, which allows to calculate in parallel the operators of sum and shift. The architect...
Gespeichert in:
| Datum: | 2017 |
|---|---|
| Hauptverfasser: | , , |
| Format: | Artikel |
| Sprache: | Russian |
| Veröffentlicht: |
Vinnytsia National Technical University
2017
|
| Schlagworte: | |
| Online Zugang: | https://oeipt.vntu.edu.ua/index.php/oeipt/article/view/448 |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Назва журналу: | Optoelectronic Information-Power Technologies |