Специфікація вимог для застосування замовних НВІС та ПЛІС в ІКС, важливих для безпеки, на АЕС Німеччині

This paper gives an overview concerning the design as well as the verification and validation of Application Specific Integrated Circuits (ASICs) and Field Programmable Gate Arrays (FPGA) in German NPP which are applied to carry out I&C functions. The qualification procedures dealt with are...

Повний опис

Збережено в:
Бібліографічні деталі
Видавець:State Scientific and Technical Center for Nuclear and Radiation Safety
Дата:2007
Автор: Schnürer, G.
Формат: Стаття
Мова:English
Опубліковано: State Scientific and Technical Center for Nuclear and Radiation Safety 2007
Онлайн доступ:https://nuclear-journal.com/index.php/journal/article/view/1114
Теги: Додати тег
Немає тегів, Будьте першим, хто поставить тег для цього запису!

Репозиторії

Nuclear and Radiation Safety
Опис
Резюме:This paper gives an overview concerning the design as well as the verification and validation of Application Specific Integrated Circuits (ASICs) and Field Programmable Gate Arrays (FPGA) in German NPP which are applied to carry out I&C functions. The qualification procedures dealt with are restricted on ASICs without any microcontroller core. Thus these ASICs are implemented on the basis of a hardware configuration, generated by development tools. Presently, just that kind of ASICs are relevant for German NPP. Dependent on the different safety categories, recommendations concerning the qualification level and procedures are elaborated which have to be achieved for ASICs and FPGA. Requirements are also introduced for the implementation of ASICs and FPGA in I&C systems important to safety, which are in accordance with German and international regulations and guidelines as well as additional specific requirements. Additional, important aspects within the framework of the expert judgement for upgrading of safety relevant I&C by ASICs and FPGA are dealt with. These aspects are of general character and are mainly focused on suitability test procedures and robustness requirements of ASICs and FPGA.