The testable circuit of binary adder with increased speed
Saved in:
| Date: | 2002 |
|---|---|
| Main Author: | A. I. Timoshkin |
| Format: | Article |
| Language: | English |
| Published: |
2002
|
| Series: | Technology and design in electronic equipment |
| Online Access: | http://jnas.nbuv.gov.ua/article/UJRN-0000455294 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Journal Title: | Library portal of National Academy of Sciences of Ukraine | LibNAS |
Institution
Library portal of National Academy of Sciences of Ukraine | LibNASSimilar Items
-
Increasing the speed of the tracking voltage circuit of a three-phase parallel active power filter storage capacitor
by: K. I. Denysenko, et al.
Published: (2020) -
Optimization of Structural Solutions of Combinational Adders Under Minimum Hardware, Time and Structural Complexity Criteria
by: B. B. Krulikovskyi, et al.
Published: (2017) -
Upper bounds of maximum values of average differential and linear characteristic probabilities of feistel cipher with adder modulo 2^m
by: Alekseychuk, A., et al.
Published: (2006) -
Algorithms and software for increasing of the calculation speed on personal computers
by: Shapoval, I.N., et al.
Published: (2001) -
Speed control of the doubly-fed induction machine with controlled converters in the stator and rotor circuits
by: I. A. Shapoval, et al.
Published: (2017)