Fault Detection in CombinationalLogic Circuits Based on Symmetrically Independent Outputs Groups Checking
Gespeichert in:
| Datum: | 2020 |
|---|---|
| Hauptverfasser: | V. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov |
| Format: | Artikel |
| Sprache: | English |
| Veröffentlicht: |
2020
|
| Schriftenreihe: | Electronic modeling |
| Online Zugang: | http://jnas.nbuv.gov.ua/article/UJRN-0001121315 |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Назва журналу: | Library portal of National Academy of Sciences of Ukraine | LibNAS |
Institution
Library portal of National Academy of Sciences of Ukraine | LibNASÄhnliche Einträge
-
Component Structure Restrictions of Totally Self-Checking Built-in Checking Circuits Synthesized by the Boolean Complement Method to the Constant-weight Codes "1-out-of-3"
von: D. V. Efanov, et al.
Veröffentlicht: (2019) -
The Method of the Concurrent Error-detection of Combinational Logic Devices Based on the Self-dual Complement to Constant-weight Code
von: D. V. Efanov, et al.
Veröffentlicht: (2020) -
Codes with summation detecting any symmetric errors
von: V. V. Sapozhnikov, et al.
Veröffentlicht: (2017) -
Organization of combinational circuits concurrent error detection systems based on the modified code with summation of weighted transitions
von: V. V. Sapozhnikov, et al.
Veröffentlicht: (2015) -
Organization of combinational circuits concurrent error detection systems based on the modified code with summation of weighted transitions
von: V. V. Sapozhnikov, et al.
Veröffentlicht: (2016)