Reconfigurable the Viterbi decoder on the basis of FPGA Xilinx
Saved in:
| Date: | 2015 |
|---|---|
| Main Author: | E. N. Chichirin |
| Format: | Article |
| Language: | English |
| Published: |
2015
|
| Series: | Computer means, networks and systems |
| Online Access: | http://jnas.nbuv.gov.ua/article/UJRN-0000460620 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Journal Title: | Library portal of National Academy of Sciences of Ukraine | LibNAS |
Institution
Library portal of National Academy of Sciences of Ukraine | LibNASSimilar Items
Deep neural network elements and their implementation in FPGA Xilinx
by: T. A. Samoliuk
Published: (2015)
by: T. A. Samoliuk
Published: (2015)
Application of FPGA-based reconfigurable accelerators for network security tasks
by: Ya. Hilhurt
Published: (2014)
by: Ya. Hilhurt
Published: (2014)
Reduced reconfiguration overhead in the reconfigurable computing systems
by: H. M. Lutskyi, et al.
Published: (2015)
by: H. M. Lutskyi, et al.
Published: (2015)
Optimization of the Mealy Automaton Circuit in the FPGA Basis
by: O. O. Barkalov, et al.
Published: (2022)
by: O. O. Barkalov, et al.
Published: (2022)
Перестраиваемая структура декодера Витерби в базисе ПЛИС Xilinx
by: Чичирин, Е.Н.
Published: (2015)
by: Чичирин, Е.Н.
Published: (2015)
Optimization models of reconfiguring network structures
by: Kuzmychov, A. I., et al.
Published: (2017)
by: Kuzmychov, A. I., et al.
Published: (2017)
Decoder for quadrature Interference Signals
by: Kosyak, I. V.
Published: (2013)
by: Kosyak, I. V.
Published: (2013)
Comparative analysis of construction of the decoder of the convolution code
by: E. P. Sosnenko
Published: (2015)
by: E. P. Sosnenko
Published: (2015)
Optimization models of reconfiguring network structures
by: A. I. Kuzmychov, et al.
Published: (2017)
by: A. I. Kuzmychov, et al.
Published: (2017)
Improved Decoding Algorithms for Convolutional Codes
by: K. P. Sosnenko
Published: (2024)
by: K. P. Sosnenko
Published: (2024)
The converter devices based reconfiguration of distributed structures
by: V. I. Zozulev
Published: (2017)
by: V. I. Zozulev
Published: (2017)
Concept of the multynomenclature reconfigurable machine repair cluster
by: S. V. Kovalevskyy, et al.
Published: (2018)
by: S. V. Kovalevskyy, et al.
Published: (2018)
The public and the private: Reconfiguring the interrelationship during a civil act
by: N. Kostenko
Published: (2019)
by: N. Kostenko
Published: (2019)
The public and the private: Reconfiguring the interrelationship during a civil act
by: N. Kostenko
Published: (2019)
by: N. Kostenko
Published: (2019)
The Optimal Reconfiguration o f Distribution Power System
by: B. V. Tsyhanenko
Published: (2016)
by: B. V. Tsyhanenko
Published: (2016)
DYNAMIC RECONFIGURATION OF PHOTOVOLTAIC SOURCES FOR ALTERNATING CURRENT GENERATION
by: Bondarenko , D.
Published: (2026)
by: Bondarenko , D.
Published: (2026)
Coder and decoder of fractal signals of comb-type structure
by: R. L. Politanskij, et al.
Published: (2014)
by: R. L. Politanskij, et al.
Published: (2014)
Реализация схемы устройства управления на FPGA
by: Баркалов, А.А., et al.
Published: (2013)
by: Баркалов, А.А., et al.
Published: (2013)
The formalization of adaptive tasks mapping in the reconfigurable computing systems on FPGAs
by: I. A. Klymenko
Published: (2016)
by: I. A. Klymenko
Published: (2016)
Phoneme Recognition Output Post-Processing for Word Sequences Decoding
by: M. Sazhok
Published: (2015)
by: M. Sazhok
Published: (2015)
Phoneme Recognition Output Post-Processing for Word Sequences Decoding
by: Sazhok, М.
Published: (2015)
by: Sazhok, М.
Published: (2015)
Scientific palette of Ukrainian linguist Nadiia Boyko: Decode attempt
by: A. Hanzha
Published: (2022)
by: A. Hanzha
Published: (2022)
Study of the corrective ability of sync codes for the matched processing decoder
by: A. V. Sadchenko, et al.
Published: (2018)
by: A. V. Sadchenko, et al.
Published: (2018)
Checkability of the circuits in FPGA designs according to power dissipation
by: V. V. Antonjuk, et al.
Published: (2019)
by: V. V. Antonjuk, et al.
Published: (2019)
Синтез совмещенного микропрограммного автомата в базисе FPGA
by: Баркалов, А.А., et al.
Published: (2015)
by: Баркалов, А.А., et al.
Published: (2015)
Реализация схемы совмещенного автомата в базисе FPGA
by: Баркалов, А.А., et al.
Published: (2016)
by: Баркалов, А.А., et al.
Published: (2016)
Реализация автомата Мура в базисе гибридных FPGA
by: Цололо, С.А.
Published: (2014)
by: Цололо, С.А.
Published: (2014)
Impact of Reconfiguration of the Middle East Subsystem on International Relations (Security Aspect)
by: O. A. Koppel, et al.
Published: (2024)
by: O. A. Koppel, et al.
Published: (2024)
Mathematical model for aerial image decoding and automated analysis of urban infrastructure
by: Marushchak, Vasyl
Published: (2025)
by: Marushchak, Vasyl
Published: (2025)
On the construction of user interface using FPGA for knowledge-oriented systems
by: L. I. Kurzantseva
Published: (2016)
by: L. I. Kurzantseva
Published: (2016)
Исследование методов построения вычислительных устройств на основе FPGA
by: Жабин, В.И., et al.
Published: (2002)
by: Жабин, В.И., et al.
Published: (2002)
Features of the reconfiguration of the transformer-and-switches executive structure of the stabilizer-AC voltage regulator
by: K. O. Lypkivskyi
Published: (2017)
by: K. O. Lypkivskyi
Published: (2017)
Computational method of fuzzy decoding of multicomponent turbo codes in wireless data communication
by: B. V. Horlynskyi
Published: (2019)
by: B. V. Horlynskyi
Published: (2019)
Intellectual Memory System with the Partitioned Modules on FPGA and Ring-bus Circuits
by: A. V. Palagin, et al.
Published: (2017)
by: A. V. Palagin, et al.
Published: (2017)
Глибокі нейромережі та елементи їх реалізації в ПЛІС FPGA
by: Самолюк, Т.А.
Published: (2015)
by: Самолюк, Т.А.
Published: (2015)
Контролепридатність схем в FPGA-проектах за ознакою розсіюваної потужності
by: Antoniuk, V., et al.
Published: (2019)
by: Antoniuk, V., et al.
Published: (2019)
Реализация автомата Мура на FPGA в виде сети Петри
by: Баркалов, А.А., et al.
Published: (2006)
by: Баркалов, А.А., et al.
Published: (2006)
Модели анализа неисправностей цифровых систем на основе FPGA, CPLD
by: Хаханов, В.И., et al.
Published: (2001)
by: Хаханов, В.И., et al.
Published: (2001)
Контролепригодность схем в FPGA-проектах по признаку рассеиваемой мощности
by: Антонюк, В.В., et al.
Published: (2019)
by: Антонюк, В.В., et al.
Published: (2019)
Extended mixed integer quadratic programming for simultaneous distributed generation location and network reconfiguration
by: Tami, Y., et al.
Published: (2023)
by: Tami, Y., et al.
Published: (2023)
Similar Items
-
Deep neural network elements and their implementation in FPGA Xilinx
by: T. A. Samoliuk
Published: (2015) -
Application of FPGA-based reconfigurable accelerators for network security tasks
by: Ya. Hilhurt
Published: (2014) -
Reduced reconfiguration overhead in the reconfigurable computing systems
by: H. M. Lutskyi, et al.
Published: (2015) -
Optimization of the Mealy Automaton Circuit in the FPGA Basis
by: O. O. Barkalov, et al.
Published: (2022) -
Перестраиваемая структура декодера Витерби в базисе ПЛИС Xilinx
by: Чичирин, Е.Н.
Published: (2015)