Method of parallelization of loops for grid calculation problems on GPU accelerators

• Дата: 2018
• Автори: Doroshenko, А.Yu., Beketov, O.G.
• Формат: Стаття
• Мова: Ukrainian
• Опубліковано: Інститут програмних систем НАН України 2018
• Теми: automatic parallelization; loop optimization; general-purpose computing on graphics processing units; UDC 681.3
• Онлайн доступ: https://pp.isofts.kiev.ua/index.php/ojs1/article/view/222
• Назва журналу: Problems in programming

The formal parallelizing transformation of a nest of calculation loop for SIMD architecture devices, particularly for graphics processing units applying CUDA technology and heterogeneous clusters is developed. Procedure of transition from sequential to parallel algorithm is described and illustrated. Serialization of data is applied to optimize processing of large volumes of data. The advantage of the suggested method is its applicability for transformation of data which volumes exceed the memory of operating device. The experiment is conducted to demonstrate feasibility of the proposed approach. Technique presented in the provides the basis for further practical implementation of the automated system for parallelizing of nested loops.Problems in programming 2017; 1: 59-66