2025-02-23T04:50:34-05:00 DEBUG: VuFindSearch\Backend\Solr\Connector: Query fl=%2A&wt=json&json.nl=arrarr&q=id%3A%22pp_isofts_kiev_ua-article-293%22&qt=morelikethis&rows=5
2025-02-23T04:50:34-05:00 DEBUG: VuFindSearch\Backend\Solr\Connector: => GET http://localhost:8983/solr/biblio/select?fl=%2A&wt=json&json.nl=arrarr&q=id%3A%22pp_isofts_kiev_ua-article-293%22&qt=morelikethis&rows=5
2025-02-23T04:50:34-05:00 DEBUG: VuFindSearch\Backend\Solr\Connector: <= 200 OK
2025-02-23T04:50:34-05:00 DEBUG: Deserialized SOLR response
Software means of modeling of the vector type of reactive engine control system
The article is devoted to the development of the controller of the vector control system for the engine of a jet fighter, its calculation, modeling with MatLab software package and description in its language VHDL, which is able to control the deviation of the jet engine from the direction correspon...
Saved in:
Main Authors: | , , |
---|---|
Format: | Article |
Language: | Ukrainian |
Published: |
Інститут програмних систем НАН України
2018
|
Subjects: | |
Online Access: | https://pp.isofts.kiev.ua/index.php/ojs1/article/view/293 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | The article is devoted to the development of the controller of the vector control system for the engine of a jet fighter, its calculation, modeling with MatLab software package and description in its language VHDL, which is able to control the deviation of the jet engine from the direction corresponding to the cruising regime. The article synthesizes a digital PID regulator to improve quality performance. We develop a general block diagram which shows the necessary sensors from which information is took off, a control unit that performs data processing and transmits the generated signal to actuators (servo drives) for controlling the jet flow in the engine. According to the characteristics of the selected servo, an appropriate transfer function is developed. To improve the control process characteristics, four parallel operating PID regulators, with parallel calculations in each of the PID controller blocks, on one FPGA chip are implemented.Problems in programming 2018; 2-3: 296-304 |
---|