ОПТОЕЛЕКТРОННИЙ СУМАТОР-ПОМНОЖУВАЧ ДЛЯ РЕАЛІЗАЦІЇ АЛГОРИТМУ DMAC
Mathematical model of the iterative process of solving systems of linear equations in which the input coefficient array is divided into machining hardware arrays bit partial sums and the corresponding bitwise shifts, which allows to calculate in parallel the operators of sum and shift. The architect...
Збережено в:
| Дата: | 2017 |
|---|---|
| Автори: | , , |
| Формат: | Стаття |
| Мова: | Russian |
| Опубліковано: |
Vinnytsia National Technical University
2017
|
| Теми: | |
| Онлайн доступ: | https://oeipt.vntu.edu.ua/index.php/oeipt/article/view/448 |
| Теги: |
Додати тег
Немає тегів, Будьте першим, хто поставить тег для цього запису!
|
| Назва журналу: | Optoelectronic Information-Power Technologies |
Репозитарії
Optoelectronic Information-Power Technologies| Резюме: | Mathematical model of the iterative process of solving systems of linear equations in which the input coefficient array is divided into machining hardware arrays bit partial sums and the corresponding bitwise shifts, which allows to calculate in parallel the operators of sum and shift. The architecture optoelectronic matrix adder-multiplier for the implementation of calculations according to the model by the algorithm of the interim summation of DMAC is proposed. Improved model element of the array SS-VSCEL with external optical emission in the cavity as a basic element of SLM for optical linear algebraic processor is investigated. |
|---|