Контролепригодные двухканальные логические схемы цифровых компараторов
Testable dual-channel logic circuits of digital comparators intended for implementation in the form of printed circuit assemblies are considered. The testable logic circuits under consideration possess the property of self-checking with respect to single and unidirectional multiple stuck-at faults i...
Saved in:
| Published in: | Технологія та конструювання в електронній апаратурі |
|---|---|
| Date: | 2002 |
| Issue: | 4–5 |
| Pages: | 11-12 |
| ISSN: | 3083-6549 |
| Author Affiliations: |
|
| Main Author: | |
| Format: | Article |
| Language: | yo |
| Published: |
PE "Politekhperiodika", Book and Journal Publishers
2002
|
| Subjects: | |
| Online Access: | https://www.tkea.com.ua/index.php/journal/article/view/TKEA2002.4-5.11 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Journal Title: | Technology and design in electronic equipment |
| Download file: |
|