Топологическая обработка информации системами искусственного интеллекта при решении логических задач
A new method for implementing parallel logic gates is described. The realization of parallel logic for two-gradation patterns is considered based on topological information processing (TIP), which is also used in the recognition of visual images by single-layer artificial intelligence systems. Esti...
Збережено в:
| Дата: | 2008 |
|---|---|
| Автори: | , |
| Формат: | Стаття |
| Мова: | Українська |
| Опубліковано: |
PE "Politekhperiodika", Book and Journal Publishers
2008
|
| Теми: | |
| Онлайн доступ: | https://www.tkea.com.ua/index.php/journal/article/view/TKEA2008.2.21 |
| Теги: |
Додати тег
Немає тегів, Будьте першим, хто поставить тег для цього запису!
|
| Назва журналу: | Technology and design in electronic equipment |
Репозитарії
Technology and design in electronic equipment| Резюме: | A new method for implementing parallel logic gates is described. The realization of parallel logic for two-gradation patterns is considered based on topological information processing (TIP), which is also used in the recognition of visual images by single-layer artificial intelligence systems. Estimates of the main parameters of TIP devices are provided, showing that their performance can reach 1016 operations per second, while the number of structural elements is significantly smaller than that of known optoelectronic logic devices.
|
|---|