Fault Detection in CombinationalLogic Circuits Based on Symmetrically Independent Outputs Groups Checking
Saved in:
| Date: | 2020 |
|---|---|
| Main Authors: | V. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov |
| Format: | Article |
| Language: | English |
| Published: |
2020
|
| Series: | Electronic modeling |
| Online Access: | http://jnas.nbuv.gov.ua/article/UJRN-0001121315 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Journal Title: | Library portal of National Academy of Sciences of Ukraine | LibNAS |
Institution
Library portal of National Academy of Sciences of Ukraine | LibNASSimilar Items
Component Structure Restrictions of Totally Self-Checking Built-in Checking Circuits Synthesized by the Boolean Complement Method to the Constant-weight Codes "1-out-of-3"
by: D. V. Efanov, et al.
Published: (2019)
by: D. V. Efanov, et al.
Published: (2019)
The Method of the Concurrent Error-detection of Combinational Logic Devices Based on the Self-dual Complement to Constant-weight Code
by: D. V. Efanov, et al.
Published: (2020)
by: D. V. Efanov, et al.
Published: (2020)
Codes with summation detecting any symmetric errors
by: V. V. Sapozhnikov, et al.
Published: (2017)
by: V. V. Sapozhnikov, et al.
Published: (2017)
Organization of combinational circuits concurrent error detection systems based on the modified code with summation of weighted transitions
by: V. V. Sapozhnikov, et al.
Published: (2016)
by: V. V. Sapozhnikov, et al.
Published: (2016)
Organization of combinational circuits concurrent error detection systems based on the modified code with summation of weighted transitions
by: V. V. Sapozhnikov, et al.
Published: (2015)
by: V. V. Sapozhnikov, et al.
Published: (2015)
Boolean complement method based on constant-weight code "1-out-of-4" for formation of totally self- checking concurrent error detection systems
by: V. V. Sapozhnikov, et al.
Published: (2017)
by: V. V. Sapozhnikov, et al.
Published: (2017)
Modular-modified weighted summation codes detecting any errors of odd multiplicities
by: V. V. Sapozhnikov, et al.
Published: (2018)
by: V. V. Sapozhnikov, et al.
Published: (2018)
A simple Stuck-at-faults Detection Method in Digital Combinational Circuits. II
by: B. Y. Rytsar
Published: (2024)
by: B. Y. Rytsar
Published: (2024)
Codes with summation with a sequence of weight coefficients, forming a natural series of numbers, in concurrent error detection systems
by: V. V. Sapozhnikov, et al.
Published: (2017)
by: V. V. Sapozhnikov, et al.
Published: (2017)
Modulo codes with summation in concurrent error detection systems. I. ability to detect errors by modulo codes in data vectors
by: V. V. Sapozhnikov, et al.
Published: (2016)
by: V. V. Sapozhnikov, et al.
Published: (2016)
Modulo codes with summation in concurrent error detection systems. II. decrease of hardware redundancy of concurrent error detection systems
by: V. V. Sapozhnikov, et al.
Published: (2016)
by: V. V. Sapozhnikov, et al.
Published: (2016)
Qubit method for deductive fault analysis of logic circuits
by: V. I. Khakhanov, et al.
Published: (2017)
by: V. I. Khakhanov, et al.
Published: (2017)
Formation of totally selfchecking structures of concurrent error detection systems with the use of constant-weight code "1-out-of-3"
by: V. V. Sapozhnikov, et al.
Published: (2016)
by: V. V. Sapozhnikov, et al.
Published: (2016)
Modified Wieght-Bits and Weight-Transitions Sum Codes for Discrete Device Synthesis with Error Detection
by: D. V. Efanov, et al.
Published: (2019)
by: D. V. Efanov, et al.
Published: (2019)
Research of properties of codes with summation with one weighted data bit in concurrent error detection systems
by: V. V. Sapozhnikov, et al.
Published: (2015)
by: V. V. Sapozhnikov, et al.
Published: (2015)
Unit Bits and one Weighted Bit Sum Codes with Arbitrary Counting Modules
by: D. V. Efanov, et al.
Published: (2019)
by: D. V. Efanov, et al.
Published: (2019)
Weighted codes with permutations – a new class of codes with summation for technical diagnostics of discrete systems
by: V. V. Sapozhnikov, et al.
Published: (2018)
by: V. V. Sapozhnikov, et al.
Published: (2018)
The research of two-modulus codes with summation of unit bits with calculation by modulo "four"
by: D. V. Efanov, et al.
Published: (2018)
by: D. V. Efanov, et al.
Published: (2018)
Modulo weighted codes with summation with the minimum number of undetectable errors in data vectors
by: V. V. Sapozhnikov, et al.
Published: (2017)
by: V. V. Sapozhnikov, et al.
Published: (2017)
Detection of earth faults in electric power cables by analyzing changes in the short-circuit resistance
by: P. Wojtas, et al.
Published: (2014)
by: P. Wojtas, et al.
Published: (2014)
Detection of earth faults in electric power cables by analyzing changes in the short-circuit resistance
by: Wojtas, P., et al.
Published: (2014)
by: Wojtas, P., et al.
Published: (2014)
First-order logics with partial predicates for checking variable definedness
by: Shkilniak, S.S.
Published: (2025)
by: Shkilniak, S.S.
Published: (2025)
Fault detection and monitoring of solar photovoltaic panels using internet of things technology with fuzzy logic controller
by: Shweta, R., et al.
Published: (2022)
by: Shweta, R., et al.
Published: (2022)
Evaluation of the detection and correction properties of the reference dictionary of the system for checking and correcting orthography
by: V. A. Lytvynov, et al.
Published: (2019)
by: V. A. Lytvynov, et al.
Published: (2019)
Encoding output variables in combined automation
by: A. A. Barkalov, et al.
Published: (2018)
by: A. A. Barkalov, et al.
Published: (2018)
Untitled
by: D. V. Efanov, et al.
Published: (2020)
by: D. V. Efanov, et al.
Published: (2020)
Fuzzy logic-based vector control of permanent magnet synchronous motor drives under inter-turn short-circuit fault conditions
by: Laamari, Y., et al.
Published: (2025)
by: Laamari, Y., et al.
Published: (2025)
Properties of the logical consequence operation and its relationship with the independence of propositional logic
by: T. Öner, et al.
Published: (2018)
by: T. Öner, et al.
Published: (2018)
Analysis and Synthesis of Symmetrical Output Voltage of Three-Level Converters with Space-Vector PWM
by: V. Oleshchuk, et al.
Published: (2016)
by: V. Oleshchuk, et al.
Published: (2016)
The oretical Model and Experimental Detection of Resonant Output in Free Electron Laser
by: Yefimov, B. P., et al.
Published: (2013)
by: Yefimov, B. P., et al.
Published: (2013)
Analysis of the Electromagnetic Processes in Circuit with Semiconductor Converter with Seventeen Zoned Regulations of the Output Voltage
by: V. I. Senko, et al.
Published: (2016)
by: V. I. Senko, et al.
Published: (2016)
Didactic Version of Program System for Synthesis and Diagnostics of Logic Circuits
by: Bača, J., et al.
Published: (2015)
by: Bača, J., et al.
Published: (2015)
Features of Error Detection by Borden Codes
by: D. V. Efanov
Published: (2019)
by: D. V. Efanov
Published: (2019)
Determination of conditions for reducing energy accumulation in the output circuits of power sources of powerful gas-discharge installations
by: V. V. Martynov
Published: (2023)
by: V. V. Martynov
Published: (2023)
The hierarchical model of fuzzy logic output formalization for digital systems evaluating mine workings stability
by: A. I. Slashchev, et al.
Published: (2019)
by: A. I. Slashchev, et al.
Published: (2019)
Algebra in the Stone-\(\check{C}\)ech compactification: applications to topologies on groups
by: Protasov, I. V.
Published: (2018)
by: Protasov, I. V.
Published: (2018)
Fuzzy logic based edge detection in digital images
by: O. I. Moroz
Published: (2016)
by: O. I. Moroz
Published: (2016)
Application of predicate logic for failure detection in SCADA systems
by: M. Alekseyev, et al.
Published: (2017)
by: M. Alekseyev, et al.
Published: (2017)
Model-driven development of digital system algorithms on programmable logic integrated circuits
by: O. O. Letychevskyi, et al.
Published: (2020)
by: O. O. Letychevskyi, et al.
Published: (2020)
EQUATIONS OF ELECTRIC MOTOR POWER SUPPLY UNIT DISSYMMETRY UNDER PHASE SHORT-CIRCUIT FAULT
by: Chaban, V. Y., et al.
Published: (2013)
by: Chaban, V. Y., et al.
Published: (2013)
Similar Items
-
Component Structure Restrictions of Totally Self-Checking Built-in Checking Circuits Synthesized by the Boolean Complement Method to the Constant-weight Codes "1-out-of-3"
by: D. V. Efanov, et al.
Published: (2019) -
The Method of the Concurrent Error-detection of Combinational Logic Devices Based on the Self-dual Complement to Constant-weight Code
by: D. V. Efanov, et al.
Published: (2020) -
Codes with summation detecting any symmetric errors
by: V. V. Sapozhnikov, et al.
Published: (2017) -
Organization of combinational circuits concurrent error detection systems based on the modified code with summation of weighted transitions
by: V. V. Sapozhnikov, et al.
Published: (2016) -
Organization of combinational circuits concurrent error detection systems based on the modified code with summation of weighted transitions
by: V. V. Sapozhnikov, et al.
Published: (2015)