Fault Detection in CombinationalLogic Circuits Based on Symmetrically Independent Outputs Groups Checking
Saved in:
| Date: | 2020 |
|---|---|
| Main Authors: | V. V. Sapozhnikov, Vl. V. Sapozhnikov, D. V. Efanov |
| Format: | Article |
| Language: | English |
| Published: |
2020
|
| Series: | Electronic modeling |
| Online Access: | http://jnas.nbuv.gov.ua/article/UJRN-0001121315 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Journal Title: | Library portal of National Academy of Sciences of Ukraine | LibNAS |
Institution
Library portal of National Academy of Sciences of Ukraine | LibNASSimilar Items
-
Component Structure Restrictions of Totally Self-Checking Built-in Checking Circuits Synthesized by the Boolean Complement Method to the Constant-weight Codes "1-out-of-3"
by: D. V. Efanov, et al.
Published: (2019) -
The Method of the Concurrent Error-detection of Combinational Logic Devices Based on the Self-dual Complement to Constant-weight Code
by: D. V. Efanov, et al.
Published: (2020) -
Codes with summation detecting any symmetric errors
by: V. V. Sapozhnikov, et al.
Published: (2017) -
Organization of combinational circuits concurrent error detection systems based on the modified code with summation of weighted transitions
by: V. V. Sapozhnikov, et al.
Published: (2015) -
Organization of combinational circuits concurrent error detection systems based on the modified code with summation of weighted transitions
by: V. V. Sapozhnikov, et al.
Published: (2016)