Checkability of the circuits in FPGA designs according to power dissipation
Saved in:
| Date: | 2019 |
|---|---|
| Main Authors: | V. V. Antonjuk, O. V. Drozd, Ju. V. Drozd, G. S. Stepova |
| Format: | Article |
| Language: | English |
| Published: |
2019
|
| Series: | Technology and design in electronic equipment |
| Online Access: | http://jnas.nbuv.gov.ua/article/UJRN-0000994762 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Journal Title: | Library portal of National Academy of Sciences of Ukraine | LibNAS |
Institution
Library portal of National Academy of Sciences of Ukraine | LibNASSimilar Items
-
Контролепридатність схем в FPGA-проектах за ознакою розсіюваної потужності
by: Antoniuk, V., et al.
Published: (2019) -
Optimization of the Mealy Automaton Circuit in the FPGA Basis
by: O. O. Barkalov, et al.
Published: (2022) -
Efficiency of the computation bitwise pipelining in FPGA-based components of safety-related systems
by: V. V. Nikul, et al.
Published: (2018) -
Intellectual Memory System with the Partitioned Modules on FPGA and Ring-bus Circuits
by: A. V. Palagin, et al.
Published: (2017) -
Ефективність порозрядної конвеєризаціїї обчислень у FPGA-компонентах систем критичного застосування
by: Nikul, V. V., et al.
Published: (2018)