Impact of sidewall spacer on gate leakage behavior of nano-scale MOSFETs
Saved in:
| Date: | 2011 |
|---|---|
| Main Authors: | A. K. Rana, N. Chand, V. Kapoor |
| Format: | Article |
| Language: | English |
| Published: |
2011
|
| Series: | Semiconductor Physics, Quantum Electronics and Optoelectronics |
| Online Access: | http://jnas.nbuv.gov.ua/article/UJRN-0000349496 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Journal Title: | Library portal of National Academy of Sciences of Ukraine | LibNAS |
Institution
Library portal of National Academy of Sciences of Ukraine | LibNASSimilar Items
-
Impact of sidewall spacer on gate leakage behavior of nano-scale MOSFETs
by: Rana, A.K., et al.
Published: (2011) -
Influence of traps in gate oxide-Si film transition layers on FD MOSFET's characteristics at cryogenic emperatures
by: Lysenko, V.S., et al.
Published: (2007) -
A neural computation to study the scaling capability of the undoped DG MOSFET
by: Djeffal, F., et al.
Published: (2008) -
Cascade of Axial-Symmetric Inhomogeneous Resonators with Impedance Sidewalls
by: Kazanskiy, V. B., et al.
Published: (2013) -
ПОРІВНЯЛЬНИЙ АНАЛІЗ ДИНАМІЧНИХ ХАРАКТЕРИСТИК SI-MOSFET, SIC-MOSFET ТА SI-IGBT ТРАНЗИСТОРІВ
by: Ковбаса, С.М., et al.
Published: (2025)